Abstract-This work presents a novel integration approach for silicon power devices. Considering the very widespread halfbridge interconnection of IGBTs and anti-parallel freewheeling diodes, the first prototype development and testing of a vertically integrated switch is described. This original solution is enabled by the use of surface bumps as a replacement of bond-wires and it opens up new ways for optimum volume exploitation in power system design and also brings along double sided cooling capability and reduced stray inductance.
I. INTRODUCTION
Efficiency, power density (in terms of volume, weight and cost) and reliability are the key factors in power electronics technology evolution: maximization of these figures determines natural selection [1, 2] . Recently, bond-wireless technology featuring double-sided chip cooling has been demonstrated [3] . Such technology is based on the use of bumps (i.e., conductive spheres or cylinders, see Fig. 3 ) to connect the surface of vertical power components and enables significant improvements as compared with standard modules based on bond-wire technology in all of the three aforementioned aspects.
Here, we consider an extension of that technology to the vertical dimension, that is, to the stacking of the semiconductor components. The driving guidelines in this case are that the same power density and all of the advantageous features of the 2D approach (e.g., double-sided cooling capability) are kept. A functional prototype of a stacked assembly concept is implemented and experimentally tested.
II. TECHNOLOGY REVIEW
The combination of a controllable switch with a freewheeling diode is the basic building block of a broad variety of power converter topologies feeding an inductive load. Fig.  1 reproduces some of the most common connection schemes: a) is typical of the non-isolated step-down topology and b) of the step-up one; the combination of a) and b) results in the arrangement of c), which is used for the synchronously rectified versions of the above mentioned converters, as well as for many isolated topologies (e.g., half-bridge, full-bridge) and for inverters (see [4] , for example). In the following, the focus is on the arrangement of Fig. 1 c) , referred to as a "halfbridge switch"; the combination of an IGBT with its antiparallel diode is indicated as the "elementary switch"; a halfbridge switch is composed of a high-side and a low-side elementary switch. For the discussion about interconnect technology, the structure of the devices are of interest. The devices in this work are commercially available, rated at 3.3kV-50A: the IGBTs are of planar-gate non-punch-through type; the diodes are of standard p-i-n type; the chips dimensions are 10 x 10 x 0.5 mm 3 . Fig. 2 shows a 3D view of both components, with an indication of the electrical terminals. In both cases, the device surface (i.e., the light-coloured areas in Figs. 2 a) and b) ), consists of a metallisation layer, onto which the interconnections are joined.
Fig . 2 Structural view of the components: in a), the IGBT (C, G and E indicate the collector, the gate and the emitter terminals, respectively); in b), the diode (K and A indicate the cathode and anode terminals, respectively).
It is worth noting that, as far as interconnection is concerned, very similar structures are found, which change from one manufacturer to the other, but which are fairly independent of the voltage class and of the particular technology (e.g., trench vs. planar-gate; punch-through vs. non-punch-through IGBTs). So, the following discussion is of general validity.
A. Bond-wire technology
For a given current rating, implementation of an elementary switch in standard bond-wire technology results in an assembly as depicted in Fig. 3 : the components are soldered backside (i.e., the IGBT collector and the diode cathode terminals, respectively) onto a metallization layer, deposited on top of a ceramic substrate, which provides the thermal interface between the semiconductor devices and a cooling device; interconnection to the surface of the devices is realized by means of bond-wires that connect the IGBT gate and emitter terminals and the diode anode terminal to another metallization layer, properly patterned. The assembly is indicated as a direct-copper-bonded substrate (DCB substrate). The ratio of 2 to 1 for IGBTs and diodes results from basic component features and design rules (e.g., current de-rating of parallel IGBTs). Usually, a given number of elementary switches is connected in parallel to form a power module with the required total current rating. The bond-wire technology exhibits some limits, which the power electronics community has long wished to see removed: to name but a few, bond-wire lift-off and degradation of the contact metallization due to thermal and power cycling [5] ; relatively high parasitic inductance causing power sharing unbalance at higher operating frequencies [6, 7] ; single side (backside) cooling of the devices, while heat-generation mainly takes place at the surface. All of these issues significantly affect the performance of the switches and are of major concern in guaranteeing a given operational lifetime.
B. Power bump technology
Power bump technology was developed with the above considerations in mind. Fig. 4 shows a detailed cross-sectional view of the novel interconnection approach, where a copper cylinder is used to electrically interconnect two planes. Fig. 4 Cross-sectional view of a power-bump inter-connecting two parallel conducting surfaces.
Solder layer
The bottom surface corresponds to the surface metallization of the devices, while the upper one finds no correspondence in the bond-wire technology: here, an additional substrate is used on the top for implementing the surface interconnections between devices. With the novel approach, the elementary switch assembly becomes as shown in Fig. 5 . Here, the semiconductor devices are sandwiched between two ceramic substrates, with properly patterned metallization layers: connection to the lower substrate is represented by the soldering layers; to the upper ones by the surface bumps. After proper insulation, the structure is suitable for double-sided liquid cooling, with improved performance and reliability of the semiconductor devices. The upper substrate is fixed to the lower one not only through the bumps placed on the silicon devices, but also by means of additional bigger bumps, placed directly between the two substrates to improve the mechanical stiffness of the elementary switch structure, while at the same time reducing the mechanical stress of the chips. Finally, power terminals are visible, which relate to a specific application of the assemblies, as explained hereafter. In virtue of its improved characteristics, as compared with the solution of Fig. 3 , the assembly in Fig. 5 enabled a 33% reduction in required silicon area for a module with total current rating of 1200A [3] . 
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III. 3D PROTOTYPE DEVELOPMENT AND TESTING
As already mentioned, the assemblies of Figs. 3 and 5 use a ratio of 2 IGBTs per diode due to the particular application they are intended for. More generally, a ratio of 1 to 1 is considered here. For a given bump thickness, the same minimum volume (i.e., the same maximum power density) required for a 2D assembly of a 1 IGBT/ 1 diode half-bridge switch can be kept in the alternative 3D integration scheme illustrated in Fig. 6 , which uses the same terminal indication of Fig. 1 c) : compared to the surface assembly, one lateral dimension is halved and the vertical dimension is doubled. Thus, for the same power density, an alternative possibility is offered for obtaining the most suitable space exploitation, as required by the application. Moreover, double-sided cooling of the chips is still possible. Indeed, an additional silicon layer and the bumps are placed in between each component and the heat-sink: this is one aspect that certainly needs to be taken into account in the optimization of the technology; however, a number of applications can be thought of, which are noncritical from a thermal point of view and which may favour device stacking at the price of a certain increase in operating temperature. Fig. 6 Vertical integration approach for a half-bridge switch (1 IGBT/1Diode).
The top photograph in Fig. 7 shows a back-view of a functional prototype of the assembly as per Fig. 6 , with a detail of the power-bumps and flat track connections. The connection to either IGBT gate terminal is also implemented by flat conductor stripes, soldered on top of a smaller bump: these are visible in the bottom photograph of Fig. 7 , which proposes a top-view of the prototype (again, the indication of the terminals follows that of Fig. 1 c) ).
Basic functionality of the prototypal assembly is demonstrated by electrical testing of the half-bridge switch in a double-pulse test circuit, as is usually employed to reconstruct typical inverter transient working conditions (see [8] for example). Fig. 8 shows the circuit schematic and the corresponding diving sequence. During the first pulse, the IGBT is kept on and the load-inductor (L) current is increased to the desired value. Then, the IGBT is turned-off and the current free-wheels through the diode (D), remaining essentially constant. After the desired off time, the transistor is turned on once again. So, at the first turn-off one can investigate the IGBT tail currents as a function of various parameters; at the second turn-on, on the other hand, the typical features of interest are the collector-emitter voltage overshoot, which is related to the stray inductance (L σ ) value, and current peaks associated with the reverse-recovery of the diode. The measured waveforms are reported in Fig. 9 : V CE is the collector-emitter voltage, I C the collector current and V GE the gate-emitter voltage. The input voltage was set at 270V (the standard value for avionic applications), while the base-plate temperature was set at T B =25°C and T B =90°C in the case of Fig. 9 a) and b), respectively. The waveforms demonstrate the correct functionality of the prototype, presenting the connotative features of inverter operation: turn-off voltage overshoot; turn-on reverse-recovery current peak; Millerplateau in the V GE waveform; the increase in operating temperature is manifest by the higher diode reverse-recovery current peaks, visible in the IGBT turn-on current waveform. 
IV. CONCLUSION
Basing on a specific type of components and reference assembly, this paper has proposed a comparative review of standard bond-wire technology and a novel approach, based on the use of surface power bumps. The limits and the merits of either approach have been pointed out and discussed. Then, the applicability of the power bump approach for the vertical integration of power devices has been demonstrated on the basis of a functional prototypal half-bridge switch. 3D integration schemes open up new possibilities in power electronics integration, providing in particular the ability to better exploit the available space, leading the way towards optimum power density achievement.
Although not yet optimized, the proposed approach appears very promising for 3D power integration development: enhanced switching performance is expected from reduced interconnection and layout parasitics, as well as from double-side chip cooling capability.
The points that still need to be critically reviewed and optimised are mainly the bump geometry, material and size; an accurate thermal characterization of the proposed 3D assembly needs to be carried out; possibly, also parasitic capacitance resulting from the paralleling of conducting planes in high voltage applications.
